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Abstract—This paper presents a multicell cascaded quasi-
square-wave (MCQSW) boost converter for non-isolated DC-DC
applications with high voltage conversion ratios. The MCQSW
boost converter is designed to operate at high frequencies and can
achieve zero voltage switching (ZVS), soft charging, current shar-
ing, and automatic voltage balancing. In the MCQSW converter,
many boost cells are connected in parallel in series to distribute
the high input current; multiple output capacitors are stacked
in series to achieve high output voltage. The multicell parallel-
input series-output configuration can significantly extend the
voltage conversion ratios of the traditional QSW boost converters
while maintaining low power conversion stress and enable low
input current ripple due to interleaving. The high-frequency ZVS
operation is enabled by an analogy control circuitry which can
operate up to a few MHz. A 700 kHz to 5 MHz, 15 V-180 V
(1:12 conversion ratio), 250 W MCQSW converter was built to
validate the effectiveness of the MCQSW converter achieving a
peak efficiency of 91%.
Index Terms—DC-DC power conversion, switched-capacitor cir-
cuit, high frequency, boost converter, quasi-square-wave converter,
interleaved structure, soft-switching, soft-charging
I. INTRODUCTION
Boost converters with high voltage conversion ratios are
needed in a wide range of applications including renewable
energy, electric vehicles, and grid-scale energy storage systems
[1]–[5]. The voltage gain of a traditional boost converter is
usually limited due to the need for an extreme duty ratio and
poor device utilization [6], [7], especially at high switching
frequencies. They do not fully leverage the strength of wide
bandgap devices at high switching frequencies. Many efforts
have been made to develop non-isolated boost converters with
high voltage-gains [8]–[11]. One possible way to extend the
voltage conversion ratio of a dc-dc converter is to connect many
power conversion cells in series or in parallel [12]. Modular
multicell converters with parallel-input series-output configura-
tions are promising candidates to achieve high voltage-gains,
low current ripple, and high power density [13]–[15].
It is known that the high power losses from a hard-switching
converter degrade the performance of the boost converter to
some extent. To address this, many soft-switching techniques
have been explored to reduce power losses [6], [7], [16],
[17]. For instance, soft-switching converters can achieve zero-
voltage-switching (ZVS) or zero-current-switching (ZCS) by
utilizing the stray capacitance and inductance in a resonant
loop. The quasi-square-wave (QSW) converter, as a representa-
tive of the resonant/quasi-resonant converters, features lossless
C
o
n
ve
n
ti
o
n
a
l
D
C
/
A
C
 I
n
ve
rt
er
Cascaded Boost Cells
Fig. 1. Block diagram of the power conversion stages with MCQSW imple-
mented in the system. The MCQSW converter fits particularly well to boost
power conversion systems with multiple input sources.
transitions and can greatly improve the performance of high-
frequency dc-dc converters benefiting from the zero-voltage-
switching (ZVS) and zero-current-switching (ZCS) mechanisms
[6], [7]. The QSW-ZVS operation is a unique feature of Pulse
Width Modulation (PWM) converters operated in the discon-
tinuous conduction mode (DCM). In addition to achieving
soft switching, maintaining soft charging in dc-dc converters
is critical to achieve high performance at high switching fre-
quencies. In non-isolated high conversion ratio dc-dc converter
applications, switched-capacitor circuits are very attractive due
to their high efficiency and high power density. Soft-charging
techniques can eliminate the charge sharing losses in switched
capacitors, allowing switched capacitor circuits to operate at
lower frequencies with reduced switching loss and improved
efficiency, with a limited capacitor size [11], [18], [20].
Inspired by the above, this paper explores a multicell cas-
caded quasi-square-wave (MCQSW) boost converter suitable
for high voltage-gain and high-frequency applications with
zero-voltage-switching and soft charging. As shown in Fig. 1,
the MCQSW boost converter can be used as the DC-DC boost
stage to boost the low input sources, e.g., photovoltaic or
fuel cells. The MCQSW converter merges the operation of the
parallel boost stage and the cascaded switched capacitor stage
to achieve higher efficiency and high power density, as shown
in Fig. 2. It can ensure automatic voltage balancing and current
sharing among the multicells, which are important for high
voltage conversion ratio applications with high input current
and output voltage.
The rest of this paper is organized as follows. Section II
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Fig. 2. Schematic of N-cell MCQSW converter.
introduces the basic operation principle of the MCQSW boost
converter. Section III presents the operation mechanisms of the
MCQSW boost converter, including the interleaving currents,
soft charging, current sharing, and voltage balancing mecha-
nisms. The design guidelines for selecting components in an
MCQSW converter and the variable on-time valley-detection
analogy control circuitry are provided in Section IV. Section V
presents the experimental results to verify the performance of
the MCQSW topology with a 250 W, 15 V-180 V MCQSW
prototype which can achieve a peak efficiency of 91%. Finally,
Section VI concludes this paper.
II. PRINCIPLES OF THE MCQSW CONVERTER
Fig. 3 shows a schematic of the MCQSW boost converter
with three boost cells. The MCQSW converter has a hybrid
switched-capacitor voltage multiplying mechanism. Compared
to a conventional QSW boost converter, a series capacitor is
inserted into each cell to achieve automatic current sharing and
voltage balancing between cells. The diodes of multiple cells
are cascaded to achieve voltage multiplying. The three ground-
referenced boost switches are operating in boundary continuous
conduction mode (BCM) with ZVS-turn-on by resonating the
drain-source capacitance of the switches. One switching cycle
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Fig. 3. Schematic of the three-cell MCQSW converter.
of the MCQSW boost converter includes five stages (Stage I
to Stage V) and its key operation waveforms and equivalent
circuits under five stages are illustrated in Fig. 4. Due to the
similar operation principles between the boost QSW cells, only
one cell is utilized to demonstrate the analysis.
Stage I (t1-t2)[Fig. 4a and Fig. 4f]: S1 is turned-OFF and D1
is ON. S1 blocks the high voltage, and the inductor current of
L1 linearly decreases. The energy from inductor L1 is released
to the next boost cell by charging the series capacitor C2.
Stage II (t2-t3)[Fig. 4b and Fig. 4f]: S1 is still in OFF-
state and D1 is reverse-biased. The inductor current iL1 has
reached zero and begins to increase in the opposite direction.
Meanwhile, the parasitic capacitance of S1 is discharging.
When VDS1 reaches near zero voltage (VZVS), S1 is turned ON
with almost ZVS.
Stage III (t3-t4)[Fig. 4c and Fig. 4f]: S1 is in the ON-state
and D1 is OFF. The inductor current linearly reduces to zero
from negative.
Stage IV (t4-t5)[Fig. 4d and Fig. 4f]: S1 is ON and D1
is OFF. The inductor current linearly increases from zero to
positive until it reaches a targeted peak value.
Stage V (t5-t6)[Fig. 4e and Fig. 4f]: S1 is OFF and D1 is
OFF. The inductor current charges the parasitic capacitance of
S1 until the diode is turned ON.
The topology shown in Fig. 3 has three cascaded modular
QSW boost cells. The three cells have identical duty ratio and
operate in interleaving. The inputs of these boost cells are
connected in parallel, and the outputs of these boost cells are
cascaded as a series capacitor voltage multiplier [10], [11]. The
voltage gain of a MCQSW converter with N cascaded cells is:
G =
Vout
Vin
=
N
1−D. (1)
where D is the duty cycle.
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Fig. 4. Equivalent circuit operation mechanisms under five different operation stages: (a) Stage I (t1-t2), (b) Stage II (t2-t3), (c) Stage III (t3-t4), (d) Stage IV
(t4-t5), (e) Stage V (t5-t6), and (f) Key waveforms of the converter for the first QSW boost cell.
III. OPERATION MECHANISMS
A. Interleaving and Voltage Multiplying
The multiple cascaded QSW boost cells are operated in
interleaving to minimize the input current ripple. Fig. 5 shows
the principles of the interleaving operation for an MCQSW
boost converter with 3 (N=3) cascaded cells. Since D > N−1N ,
there is at most one switch OFF at any arbitrary time instance
and other switches are ON. If the switch of the ith-cascaded cell
is OFF, the output current of the ith-cascaded cell discharges
the series-capacitor of the ith cascaded cell, and charges the
series-capacitor of the (i+1)th cascaded cell. When the switch
of the (i+1)th-cascaded cell is OFF, the output current of the
(i + 1)th-cascaded cell discharges the series-capacitor of the
(i+ 1)th-cascaded cell, and charges the series-capacitor of the
(i+2)th-cascaded cell. The MCQSW boost converter pumps the
charge through N modular cascaded cells, one after the other in
an interleaved sequence. The voltage is multiplied by N times
in each switching cycle, allowing the voltage conversion ratio
to be increased by a factor of N without increasing the power
conversion stress of the switches and diodes.
B. Automatic Current Sharing and Voltage Balancing
The current balancing of the MCQSW converter is automat-
ically guaranteed by the charge balancing mechanisms of the
series capacitors, similar to the series-capacitor buck topology
in [11], [20]. The current discharging the series capacitor
needs to be equal to the current charging the series capacitor
within one switching cycle. This forces the current balance
between two neighboring cells, and yields the current balance
of all cascaded cells, together with voltage balancing in the
series capacitors. The current sharing and voltage balancing
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Fig. 5. Interleaved operation of the MCQSW boost converter with three input-
parallel output-series cells. The interleaving operation reduces the input current
ripple and input capacitor size.
mechanism enables the MCQSW converter to evenly manage
the loss and heat when processing a large amount of power.
A large signal state space averaging analysis was performed
to analyze the current sharing and voltage balancing mecha-
nisms (Fig. 3). R represents the parasitic resistance of each cell
considering the conduction loss and switching loss. Assume all
switches have the same duty cycle (e.g., D), the differential
equations which determine the state variables (iL1, iL2, iL3,
vC2, vC3) in a MCQSW converter with three cells are:
L1
diL1
dt
= 〈vL1〉 = DVC2 − iL1R− Vin, (2)
L2
diL2
dt
= 〈vL2〉 = −DVC2 +DVC3 − iL2R− Vin, (3)
L3
diL3
dt
= 〈vL3〉 = DVo −DVC3 − iL3R− Vin, (4)
C2
dvC2
dt
= 〈iC2〉 = D (iL2 − iL1), (5)
C3
dvC3
dt
= 〈iC3〉 = D (iL3 − iL2). (6)
Furthermore, for simplicity, assume all inductances (e.g., L1,
L2, and L3) and series capacitances (e.g., C1 and C2) are L
and C. By subtracting (2) from (3) leads to
L
d (iL2 − iL1)
dt
= −2DVC2 +DVC3 −R (iL2 − iL1) . (7)
Combining (7) with (5) and (6),
L
d2 (iL2 − iL1)
dt2
+
R
L
d (iL2 − iL1)
dt
+
D2
LC
(iL2 − iL1) = 0. (8)
Similarly, iL2 and iL3 are related by
L
d2 (iL3 − iL2)
dt2
+
R
L
d (iL3 − iL2)
dt
+
D2
LC
(iL3 − iL2) = 0. (9)
As a result, (8) and (9) are expressed in the form of a second-
order damper harmonic oscillator, which describes the large-
signal dynamics of the current sharing mechanism.
Referring to the standard form of second-order differential
equations, the decay rate α is R2L , the angular resonant fre-
quency is D
√
1
LC , the damping ratio ξ is
R
2D
√
C
L , and the
quality factor Q is DR
√
L
C . Therefore, similar to conventional
second-order systems, the current differences between the in-
ductors of the MCQSW converter can respond to perturbations,
and finally reduces to zero in steady state.
The current sharing mechanism further ensure voltage bal-
ancing. Assuming the inductor currents are identical (iL1 =
iL2 = iL3 = iL) under the steady state and their derivatives are
zero, and as a result, the capacitor voltages are
VC2 =
1
3
Vo (10)
VC3 =
2
3
Vo (11)
Furthermore, (5) and (6) can be used to demonstrate the
transient dynamics of the capacitor voltages. Similar to the
inductor current differences, the capacitor voltages gradually
damp to the steady-state values, as presented in (10) and (11).
C. Soft Charging
Typical switched-capacitor-based voltage multipliers are usu-
ally hard-charged: capacitors are forced to be connected in par-
allel with frequency-dependent charge sharing losses. The MC-
QSW boost architecture allows complete soft-charging opera-
tion of the voltage multiplier capacitors [18]–[20]. Capacitors
are never connected in parallel and the charge sharing losses are
eliminated. The linear and extendable conversion ratio of the
MCQSW boost converter comes without a significant increase
in the switching loss, conduction loss, or charge sharing loss.
As illustrated in Fig. 5 and Fig. 6, the series capacitors
are only charged and discharged by the boost inductors. More
concretely, it can be seen in Fig. 6a that only when GS1 is
OFF, the capacitor C2 is discharged by the inductor L1. After
this, GS2 is turned OFF, and the capacitor C2 is charged by the
inductor L2 and the capacitor C3 is discharged by the inductor
L2. Finally, the capacitor C3 is charged by L3 when only GS3
is turned OFF. In this way, complete soft charging is achieved
by all the series capacitors in the MCQSW converter.
IV. DESIGN CONSIDERATIONS
A. Design of Variable ON-time Control
The bandwidth of a typical microcontroller is not capable of
performing ZVS for the QSW boost converter in the sub-MHz
range, especially when the power level is low. Fig. 7 shows
an analogy circuit which can enable robust ZVS for the QSW
boost cell [8], [9]. This circuit comprises two comparators, one
integrator, three voltage dividers, and three logic gates. The
ZVS valley detection circuit utilizes the drain-source voltage
VDS1, ZVS threshold voltage VZVS, and two reference voltages
V1, V2 to determine the switching action. The comparator IC1
is used to determine the ON-time duration and switch turn OFF.
From the beginning of t4 in Fig. 4f, low VDS1 leads to a low
IC2 output. Thus, the transistor IC3 is OFF and V1 starts to
charge CC1. After a certain period, the output of IC1 becomes
high and the switch S1 turns OFF. According to the capacitor
charging principle, the capacitor voltage mimics the inductor
current which linearly ramps up during the ON period:
V2 · R4
R3 +R4
= V1
(
1− e− tRC1CC1 .
)
(12)
Thus, the charging time t can be modulated by adjusting the
variable resistance RC1.
The turn on of the switch GS1 (at t3) is controlled by
the comparator IC2. When the switch turns OFF at t0, VDS1
being larger than VZVS leads to IC3 turn-ON. Meanwhile,
the discharged voltage on CC1 makes the output of IC1 low.
Once the current becomes negative (at t2), the diode is OFF,
and the inductor current discharges the parasitic capacitance
of the switch, reducing the voltage at the switch node. When
the resistor-divided VDS1 becomes smaller than VZVS, the low
output of IC2 triggers the ZVS turn-ON action.
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Fig. 6. Soft charging mechanism of the MCQSW converter.
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Fig. 7. Schematic of the high-frequency ZVS valley detection and ON-time
control circuit.
B. Boost Inductor and Series Capacitor Design
As discussed in variable on-time control, the charging time t
of the capacitor CC1 is also the conduction time of the switches.
Therefore, the boost inductor can be expressed as
L =
Vin
Iin
3 +ΔiL
· t (13)
where Iin is the input current and ΔiL is the predefined
ripple current. Moreover, the series capacitor can be selected
according to the voltage ripple requirement. The capacitor
current Ic is
Ic = C
dvC
dt
= C
Δvcf
D
(14)
in which f is the switching frequency. Then, the series capacitor
can be expressed as
C =
DIc
Δvcf
=
DIin/3
kcVcf
(15)
where kc is the ripple percentage. The capacitor voltage Vc can
be obtained based on (10) and (11).
C. Example MCQSW Converter Design
A 15 V-180 V, 250 W three-level MCQSW converter was
designed and tested in this paper. The voltage conversion ratio
of this converter is 1:12 with 75% duty ratio, as illustrated in
Fig. 3. The switching frequency is selected as 70 kHz under
the rated power (i.e., 250 W), and will increase to 5 MHz at
light load. To ensure boundary DCM operation, the inductors
are chosen as 1 μH according to (13). Note that according
to the previous analysis, the drain-source voltages across the
switches are the same and equal to Vin1−D . Therefore, three
100 V GS61004B Gallium Nitride (GaN) devices from GaN
Systems were used as the boost switches. Fig. 8 illustrates the
relationship between the switching frequency and the output
power. The ON time of the switches is controlled to set
the peak inductor current, and the offtime of the switches is
free-wheeling. At light load, the converter operates at high
frequencies up to 5 MHz.
As shown in Fig. 7, the drain-source voltage VDS1 is sensed
by the comparator IC2 through a voltage divider. It is worth
noting that the parasitic capacitance CP can impose a nega-
tive effect on the output voltage through the voltage divider,
especially when the converter operates at high-frequencies. To
mitigate the parasitic effect, a capacitor CR2 is added in parallel
with R2, as shown in Fig. 9 to create a capacitive voltage divider
which carries the high frequency voltage information. As can
be seen in Fig. 10, by choosing an appropriate capacitance
for CR2, the output voltage through the voltage divider can
maintain a constant value without phase delay across a wide
switching frequency range. Table I listed the key parameters
of the prototype and the equivalent capacitance considering
capacitance degradation.
Fig. 11 shows a loss analysis for the MCQSW converter.
The power losses are mainly classified into switch conduction
losses, switching losses, diode conduction losses and inductor
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losses. A majority of the power loss at light load is mainly
attributed to the inductor losses and switching losses. The
higher switching frequency at light load pushes the inductor to
generate more ac winding losses. At the same time, the boost
TABLE I
BILL-OF-MATERIAL OF THE 15 V-180 V, 250 W MCQSW PROTOTYPE.
Input voltage Vin 15 V
Output voltage Vo 180 V
Rated power Po 250 W
Switching Frequency 700 kHz to 5 MHz
S1, S2, S3 GS61004B, 100 V/38 A/16 mΩ
DiodesD1, D2, D3 VS-16CDH02-M3, 200 V/16 A
Inductors L1, L2, L3 HC11R0R, 1.12 μH
C2 2.2 μF × 6, Ceq=10.2 μF , 250 V X7T, TDK
C3 2.2 μF × 10, Ceq=11.7 μF , 250 V X7T, TDK
Co 2.2 μF × 12, Ceq=10.38 μF , 250 V X7T, TDK
Cin 10 μF × 10, 50 V, X5R, Murata
Output Power (W)
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Fig. 11. Power loss analysis of the prototype MCQSW converter.
switches also have higher switching losses due to the higher
switching frequency. As the output power increases from light
load to full load, the switch and diode conduction loss, and
the inductor loss begin to dominate the total power loss. The
core loss contributes to most of the inductor loss. However, the
switching loss significantly decreases due to the lower switching
frequency.
V. EXPERIMENTAL RESULTS
Fig. 12 shows the MCQSW converter prototype with three
cascaded QSW boost cells. The PCB layout of the prototype
is shown in Fig. 13. The duty ratio is selected as 75% and
therefore, the voltage conversion ratio is 1:12 according to (1).
The input voltage is 15 V, the output voltage is 180 V, and the
power rating is 250 W. 100 V GaN MOSFETs (GS61004B) are
used as the boost switch considering the maximum drain-source
voltage of each switch is only 60 V.
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Fig. 12. Prototype of the MCQSW converter.
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Fig. 13. PCB layout of the 15 V-180 V/250 W MCQSW converter.
The high-frequency gating signal GS1 is synthesized by
a ZVS valley detection circuit designed for the first phase.
The other two gate signals (GS2 and GS3) are created by
adopting a digital delay integrated circuit (DS1023-500+) with
programmable propagation delay. The three cascaded cells are
interleaved with 120°phase-shift among each other, as proven
in Fig. 14. Interleaving reduces the input capacitor size. As
designed, the boost converters operated in BCM and achieved
ZVS. It can be observed in Fig. 15 that the drain-source
voltage begins to decrease when the inductor current flows in
the opposite direction; when the drain-source voltage drops to
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Fig. 14. Measured waveforms of the MCQSW converter operating at 150 W:
inductor currents iL1, iL2, and iL3 [5 A/div], switching signal GS1 [5 V/div],
switch voltage VDS1 [50 V/div], time [400 ns/div].
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Fig. 16. Measured waveforms of the MCQSW converter operating at 150 W:
voltages VaN, VbN and VcN [50 V/div], time [1000 ns/div].
nearly zero, the switch S1 turns ON and ZVS is achieved for
the switches.
Fig. 16 shows the output voltage of the three switch nodes
VaN, VbN and VcN. The peaks of VaN, VbN and VcN are
about 60 V, 120 V and 180 V, respectively, indicating voltage
balancing among the boost cells. Each QSW boost cell offers
a voltage gain of 1:4, and the overall voltage conversion ratio
of the three-cell-cascaded system is 1:12, as expected.
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Fig. 17. System measured efficiency of the prototype.
The MCQSW converter regulates the output power by mod-
ulating the ON-time of the switches - the converter delivers
more power with a longer ON-time period. The OFF time
of the switch is jointly determined by the input and output
voltages. As a result, the MCQSW converter requires variable
ON-time variable frequency control. The switching frequency
of the prototype was designed to change between 700 kHz to
4.69 MHz, leading to a power range of 38 W to 250 W. The
converter delivers 38 W at 4.69 MHz, and delivers 250 W at
700 kHz. As shown in Fig. 17, the system efficiency of the
15 V-to-180 V 250 W DC-DC converter is measured across a
range of different switching frequencies. The maximum power
is 250 W. The maximum efficiency of the system is over 90%
across a wide range. The light load efficiency of the converter
is around 70%. Notably, the burst-mode control can be adopted
to improve the converter efficiency at light load.
VI. CONCLUSION
This paper presents a multicell cascaded quasi-square-wave
(MCQSW) boost converter for non-isolated high conversion
ratio applications. The MCQSW features low input current
ripple benefiting from the interleaved structure, low switching
losses because of the soft-switched operation, and high boosting
capability by the cascaded boost cells. The MCQSW converter
offers natural current sharing and automatic voltage balancing
among many cells, which is critical for multicell architectures.
To ensure the ground-referenced switches operating in bound-
ary continuous conduction mode with ZVS turn-ON, A ZVS
analogy control circuitry was adopted. A 250 W MCQSW
prototype, which can operate with a frequency of 0.7 to 5 MHz
and a conversion ratio of 12 (15 V-to-180 V), was built and
tested to validate the key advantages.
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